semiengineering
Author page description
October 15
- Navigating High-Frequency IC Testing Challenges
➀ Signal integrity and noise management become more critical at higher frequencies, complicating traditional testing methods.
➁ Advanced testing techniques like over-the-air (OTA) testing are being used to ensure precise fault detection.
➂ The need for high-speed serial interfaces like PCIe and SerDes is growing to test high-functional frequencies.
➃ Boutique design houses face challenges due to the cost and availability of advanced testing equipment.
➄ AI and machine learning are being explored for data analysis and predictive maintenance.
➅ Balancing cost and test accuracy remains a significant challenge.
➆ 6G technology promises unprecedented data transfer speeds, but also brings new technical challenges.
➇ Standards are crucial for ensuring compliance and interoperability in high-frequency testing.
October 4
- Partitioning in the Chiplet Era➀ The adoption of chiplets in domain-specific applications is creating complex partitioning challenges; ➁ Major companies are focusing on chiplets to improve performance and reduce power; ➂ Partitioning involves mapping optimal data paths, load balancing, and signal path workarounds; ➃ The shift towards chiplets is driven by scaling benefits limitations; ➄ Chiplets are assembled into advanced packages, affecting partitioning complexity; ➅ Partitioning determines application mapping, processing, and data movement priorities; ➆ Signal integrity challenges and power integrity issues arise with chiplet design; ➇ Chiplet partitioning must consider signal integrity, power integrity, and thermal gradients; ➈ Multi-vendor ecosystems and standard chiplet sockets are crucial for successful partitioning.
September 28
- Chip Industry Week In Review➀ Global spending on 300mm fab equipment is expected to reach $400 billion from 2025 to 2027; ➁ The Biden-Harris Administration launched the National Semiconductor Technology Center’s Workforce Center of Excellence with $250 million investment; ➂ TSMC extended partnerships with EDA companies for AI-driven tools and advanced packaging technologies; ➃ Qualcomm is considering making an offer for Intel; ➄ The U.S. government awarded $123 million to Polar Semiconductor for sensor and power semiconductors; ➅ JEDEC published two new CXL standards and MIPI Alliance announced MIPI A-PHY v2.0; ➆ SK hynix started mass producing the first 12-layer, 36GB HBM3E; ➇ Google DeepMind released details on its AI method for designing chip layouts, AlphaChip.
August 31
- Defining the Chiplet Socket➀ The semiconductor industry is moving towards defining specific application sockets for chiplets to ensure interoperability and market viability. ➁ Standardization efforts like UCIe and BoW have focused on interconnects, but the real challenge lies in the link layer and application-specific requirements. ➂ The concept of 'sockets' refers to concretely defined mechanical, electrical, and functional specifications for chiplets, which will guide the development of interoperable chiplets.
August 22
- 3.5D: The Great Compromise➀ 3.5D packaging is emerging as a hybrid approach in the semiconductor industry, combining elements of 2.5D and full 3D-ICs. ➁ It addresses thermal dissipation and noise issues by creating physical separation between components. ➂ The approach allows for the integration of more SRAM, improving processing speeds and addressing the scaling limitations of SRAM. ➃ 3.5D also offers flexibility in adding processor cores and improves yield through the use of known good die. ➄ The technology is seen as a middle ground that balances performance improvements with manageable thermal and integration challenges.
August 21
- Increasing Roles for Robotics in Fabs➀ Robotics are becoming increasingly indispensable in semiconductor manufacturing, from handling delicate wafers to autonomous monitoring. ➁ The evolution of robotics in semiconductor manufacturing has progressed from simple automated arms to sophisticated autonomous systems. ➂ The integration of AI/ML with robotics is enhancing the capabilities of robots, enabling them to perform complex tasks with greater autonomy. ➃ Addressing challenges such as labor shortages, environmental constraints, and security concerns is crucial for the successful deployment of robotics in fabs. ➄ The future of semiconductor manufacturing is expected to be significantly shaped by the advancements in robotics and automation technologies.
August 19
- Why Small Fab and Assembly Houses Are Thriving➀ Small fabs and packaging lines serve lower volumes, specialized technology, and prototyping. ➁ Many industries require services that big foundries and OSATs may not provide, keeping smaller manufacturers viable. ➂ Specialized processing and specialized fabs cater to unique technologies like photonics and MEMS. ➃ Packaging is experiencing more new configurations, with specialized devices co-packaging multiple chiplets and other elements. ➄ Low-volume wafer production is handled through new-product introductions and products that will never ship in high volumes.