<p>➀ TSMC has chosen a 310x310mm substrate for its initial panel-level packaging (PLP) production, instead of the 510x515mm substrate initially tested.</p><p>➁ A source told Nikkei that the decision was made to start with a slightly smaller square shape rather than a larger one used in earlier trials, due to the difficulty of evenly coating the entire substrate with chemicals.</p><p>➂ The first production will take place on a pilot line in Taoyuan City in 2017.</p>
Related Articles
- Analog Bits moves to 2nm4 months ago
- PLP set for 27% CAGR 2024-304 months ago
- When Will We See A 90nm SoC?5 months ago
- ECTC 20255 months ago
- Silicon Creations Expands Clocking IP Portfolio on TSMC N2P Technology including Novel Temperature Sensor Design6 months ago
- TSMC 2025 capex expected at $38-42bn7 months ago
- Broadcom unveils gigantic 3.5D XDSiP platform for AI XPUs — 6000mm² of stacked silicon with 12 HBM modules8 months ago
- Chip Industry Week In Review11 months ago
- Faraday Unveils Advanced Packaging Coordinated Platform for Multi-source Chiplets11 months ago
- TSMC July revenues up 25.8% forecasts 30% growth for the year1 day ago