1. Alphawave Semi has announced the tape-out of an industry-first IO chiplet on TSMC's 7nm process, supporting UCIe, Ethernet, PCIe, and CXL. 2. The chiplet delivers a total bandwidth of up to 1.6Tbit/s and supports multiple standards including PCIe 6.0, CXL 3.x, and 800G Ethernet. 3. The company highlights the flexibility and scalability this chiplet provides for hyperscaler and datacenter infrastructure customers, allowing them to mix and match custom SoCs with I/O connectivity or memory expansion chiplets.
Related Articles
- Powering the Future: How Engineered Substrates and Material Innovation Drive the Semiconductor Revolution3 months ago
- The Impact of UCIe on Chiplet Design: Lowering Barriers and Driving Innovation10 months ago
- UCIe in 3D10 months ago
- June 2025 Issue Of Electronics For You1 day ago
- The SemiWiki DAC#62 Preview2 days ago
- SFA supplies inspection kit for HBM and glass substrates to major chipmaker2 months ago
- High-Precision Panel-Level Packaging System2 months ago
- DNA To Build 3D Electronic Devices2 months ago
- Optoelectronics Silicon For AI Interconnect2 months ago
- Contactless Timing for Paralympic Swimming2 months ago