1. CEA-Leti plans to construct an €830 million FD-SOI pilot line, focusing on 7nm and 10nm process nodes. 2. The project is part of four semiconductor pilot line initiatives by the European chip consortium Chip JU. 3. The pilot line will develop various technologies including eNVM memories, RF components, and 3D integration processes, aiming to enhance applications in low-power MCUs, AI/ML devices, and automotive chips.
Related Articles
- FD-SOI, Advancing to 7nm7 months ago
- CEA and Quobly Report Simultaneous, Microsecond Qubit-Readout Solution With 10x Power-Use Reduction7 months ago
- Leti’s FAMES pilot line to add R&D initiatives7 months ago
- Samsung will reportedly replace silicon with glass interposers in 20283 months ago
- Will Glass Substrates Become Unnecessary with TSMC SoW-X?4 months ago
- How FD-SOI Powers the Future of AI in Automobiles6 months ago
- Indie Semi to use GloFo 22nm FD-SOI process for radar SoCs6 months ago
- Powering the Future: How Engineered Substrates and Material Innovation Drive the Semiconductor Revolution6 months ago
- The Impenetrable Technological Moat of ASML6 months ago
- South Korea's Semiconductor Technology Almost Entirely Behind China, Say Media Reports6 months ago