由中科院计算所主导的开源RISC-V项目香山(XiangShan)凭借Chisel硬件设计语言和纳米湖/昆明湖双核心架构,首次实现RISC-V处理器在移动端与服务器端的算力突破。但令人深思的是,其在推测执行等传统技术上采取的保守策略,正引发行业对RISC-V创新本质的深层追问。本文揭示:预测性执行架构或将开启后推测时代,带来真正的处理器范式革命。
Related Articles
- Beyond Traditional OOO: A Time-Based, Slice-Based Approach to High-Performance RISC-V CPUs2 months ago
- Basilisk at Hot Chips 2025 Presented Ominous Challenge to IP/EDA Status Quo2 months ago
- GlobalFoundries 2025 Update GTS252 months ago
- Webinar: Unlocking Next-Generation Performance for CNNs on RISC-V CPUs10 months ago
- Relationships with IP Vendors12 months ago
- Changing RISC-V Verification Requirements, Standardization, Infrastructure12 months ago
- TSMC N2X Node Slippage Could Impact AMD Zen 6 Timeline5 days ago
- AMD Ryzen 5 7500X3D 3D V-Cache CPU Spotted At Retail For Budget Gaming PCs7 days ago
- CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program8 days ago
- CEO Interview with Alex Demkov of La Luce Cristallina8 days ago