<p>➀ Creonic launches a new oFEC codec IP core for next-gen optical and high-speed communication systems; </p><p>➁ The IP core supports both ASIC and FPGA configurations, offering flexibility and scalability; </p><p>➂ Enhances Creonic's portfolio for advanced networking solutions in telecommunications and HPC applications.</p>
Related Articles
- AI Studio Improves SoC Designer Productivity By 10X7 months ago
- Outlook 2025 with David Hwang of Alchip9 months ago
- Broadcom unveils gigantic 3.5D XDSiP platform for AI XPUs — 6000mm² of stacked silicon with 12 HBM modules11 months ago
- Alchip Announces Successful 2nm Test Chip Tapeoutabout 1 year ago
- Ed’s Double-Dealingabout 16 hours ago
- The Emerging Wonderland Of ‘LIVING’ Computer Systems3 days ago
- Intelligent Lasers. Zero Defects. OPeraTIC Delivers.7 days ago
- New Structure for the Electron Highway7 days ago
- New Structure for the Electron Highway7 days ago
- Stroke Rehabilitation: TU Ilmenau Develops Method to Restore Leg Mobility7 days ago