<p>➀ Creonic launches a new oFEC codec IP core for next-gen optical and high-speed communication systems; </p><p>➁ The IP core supports both ASIC and FPGA configurations, offering flexibility and scalability; </p><p>➂ Enhances Creonic's portfolio for advanced networking solutions in telecommunications and HPC applications.</p>
Related Articles
- AI Studio Improves SoC Designer Productivity By 10X5 months ago
- Outlook 2025 with David Hwang of Alchip7 months ago
- Broadcom unveils gigantic 3.5D XDSiP platform for AI XPUs — 6000mm² of stacked silicon with 12 HBM modules9 months ago
- Alchip Announces Successful 2nm Test Chip Tapeout10 months ago
- 3U military VPX computer for land and airabout 17 hours ago
- ‘Wonder Material’ for Future Electronics with New Potentialabout 20 hours ago
- Quantinuum raises $600mabout 23 hours ago
- Quantum Computing – Challenge and Opportunity for Scientific High-Performance Computingabout 23 hours ago
- Fraunhofer ISE Develops Test Procedure for Grid-Forming Inverters1 day ago
- Even Smarter: Fraunhofer IWU and Fraunhofer IIS Introduce New Generation of smartTOOL Tool Holder2 days ago