Asus has shared the first official die shots of Intel's Arrow Lake-based Core Ultra 9 285K, revealing insights into Intel's disaggregated approach.

Arrow Lake features a total of six tiles, including the Compute Tile, SoC Tile, IOE Tile, Graphics Tile, and two Filler Tiles. The Compute Tile, which hosts all the cores and cache, is the largest. The SoC Tile, built using TSMC's N6 node, houses the memory fabric and controllers, while the GPU Tile, based on the Alchemist architecture, features four Xe cores manufactured using TSMC's N5 node.

This modular design allows for flexibility in swapping tiles, but also introduces increased latency and packaging overhead. Intel's use of TSMC for most tiles, except for the Base Tile built on a 22nm process, highlights the collaboration between the two companies.