<p>➀ Silicon Creations' low-area PLL technology integrates with Codasip's test chip for evaluating L31AS dual-core CPU and crypto accelerator; </p><p>➁ Collaboration advances automotive safety-critical systems using RISC-V cores and analog IP; </p><p>➂ PLL's compact design addresses space-sensitive automotive applications while ensuring reliability</p>
Related Articles
- CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program8 days ago
- Red Semi launches Ordo111 days ago
- Next-Gen RISC-V MCU Redefines Edge AI17 days ago
- RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint25 days ago
- Yuning Liang’s Painstaking Push to Make the RISC-V PC a Realityabout 1 month ago
- SiFive Launches Second-Generation Intelligence Family of RISC-V Coresabout 2 months ago
- SiFive 2nd Gen Intelligence Family Launchedabout 2 months ago
- Beyond Traditional OOO: A Time-Based, Slice-Based Approach to High-Performance RISC-V CPUs2 months ago
- Basilisk at Hot Chips 2025 Presented Ominous Challenge to IP/EDA Status Quo2 months ago
- GlobalFoundries 2025 Update GTS252 months ago