1. Alphawave Semi claims to have successfully brought up the first 3nm UCIe Die-to-Die (D2D) IP with TSMC's CoWoS advanced packaging technology. 2. The complete PHY and Controller subsystem was developed in collaboration with TSMC, targeting applications like hyperscaler, HPC, and AI. 3. The IP supports multiple protocols and integrates live per-lane health monitoring, setting a new benchmark in high-performance connectivity solutions.
Related Articles
- Alphawave Semi tapes out on TSMC 3nmabout 1 month ago
- Industry’s First UCIe IP Featuring TSMC CoWoS Packagingover 1 year ago
- Intel Reportedly Eyes Retired TSMC Veteran Wei-Jen Lo to Lead R&D5 days ago
- TSMC N2X Node Slippage Could Impact AMD Zen 6 Timeline5 days ago
- TSIA Chair Discusses US Challenges for Taiwan Chipmakers and Uncertainty of 50-50 Chip Production9 days ago
- Elon Musk Taps Samsung & TSMC For Tesla's Next-Gen AI5 Chip With A Huge Uplift11 days ago
- TSMC to break ground on 1.4nm fab on Nov 5th13 days ago
- Life360: Compelling Growth, Questionable Valuation And Moat13 days ago
- China bans research company that helped unearth Huawei's use of TSMC tech despite U.S. bans — TechInsights added to Unreliable Entity List by state authorities24 days ago
- TSMC Q3 up 31% y-o-y24 days ago