1. TSMC is reportedly exploring the use of 510x515 mm rectangular silicon wafers. 2. This move could triple the usable area compared to the current 300mm diameter technology. 3. The research is focused on advanced chip packaging.
Related Articles
- Intel Reportedly Eyes Retired TSMC Veteran Wei-Jen Lo to Lead R&D5 days ago
 - TSMC N2X Node Slippage Could Impact AMD Zen 6 Timeline6 days ago
 - TSIA Chair Discusses US Challenges for Taiwan Chipmakers and Uncertainty of 50-50 Chip Production9 days ago
 - Elon Musk Taps Samsung & TSMC For Tesla's Next-Gen AI5 Chip With A Huge Uplift12 days ago
 - TSMC to break ground on 1.4nm fab on Nov 5th14 days ago
 - Life360: Compelling Growth, Questionable Valuation And Moat14 days ago
 - China bans research company that helped unearth Huawei's use of TSMC tech despite U.S. bans — TechInsights added to Unreliable Entity List by state authorities25 days ago
 - TSMC Q3 up 31% y-o-y25 days ago
 - How the Father of FinFETs Helped Save Moore’s Law28 days ago
 - Teradyne and TSMC: Pioneering the Future of Semiconductor Testing Through the 2025 OIP Partner of the Year Award29 days ago