1. Cadence introduces the Janus NoC IP to enhance its system IP portfolio, addressing complex interconnect challenges in SoCs. 2. The Janus NoC provides scalable architecture, efficient communication, and supports dynamic configurations for multi-chip and chiplet designs. 3. It leverages Cadence's extensive software and hardware offerings, ensuring high performance, power efficiency, and area optimization.
Related Articles
- First Agentic AI Multi-Block SoC Platform4 months ago
- Cadence Rolls Out System Chiplet to Reorganize the SoC9 months ago
- A Big Step Forward to Limit AI Power Demand12 days ago
- Snapdragon 8 Elite Gen 2 Tipped For 5GHz And A Huge Lift For Flagship Phones2 months ago
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry3 months ago
- Vital chipmaking software access restored to China — shift follows high-level call between Presidents Trump and Xi Jinping3 months ago
- Premier ASIC and SoC Design Partner Rebrands as Aion Silicon4 months ago
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge4 months ago
- Compact Wireless SoC With Memory And Power5 months ago
- Hailo Selects Avnet ASIC as Channel Partner for TSMC Silicon Production5 months ago