1. Cadence introduces the Janus NoC IP to enhance its system IP portfolio, addressing complex interconnect challenges in SoCs. 2. The Janus NoC provides scalable architecture, efficient communication, and supports dynamic configurations for multi-chip and chiplet designs. 3. It leverages Cadence's extensive software and hardware offerings, ensuring high performance, power efficiency, and area optimization.
Related Articles
- First Agentic AI Multi-Block SoC Platform6 months ago
 - Cadence Rolls Out System Chiplet to Reorganize the SoC11 months ago
 - Neurosymbolic code generation. Innovation in Verificationabout 1 month ago
 - Nvidia invests $5 billion in Intel, new SoC partnership announcedabout 2 months ago
 - The Rise, Fall, and Rebirth of In-Circuit Emulation (Part 1 of 2)about 2 months ago
 - A Big Step Forward to Limit AI Power Demand2 months ago
 - Chiplets and Cadence at #62DAC3 months ago
 - The Critical Role of Pre-Silicon Security Verification with Secure-IC’s Laboryzr™ Platform3 months ago
 - Silicon Labs claims world first with PSA Level 4 iSE/SE-certified SoC3 months ago
 - U.S. semiconductor design company fined $140 million over China dealings — sold software to a military institution thought to be conducting nuclear explosion simulations3 months ago