➀ The research on hybrid memory combines the density of DRAM with the speed of SRAM, receiving funding from CHIPS and the Science Act. The hybrid gain cell (HGC) memory research is one of the projects of the California-Pacific-Northwest AI Hardware Center, which will receive $16.3 million in funding from the U.S. Department of Defense. ➁ The team at Stanford University is developing an alternative memory design that combines the advantages of SRAM and DRAM. DRAM can store a large amount of data in a relatively small space, but its read speed is relatively slow. SRAM can read data faster, but its units are relatively large. The gain cell memory developed by the Stanford team combines the small space of DRAM and the almost as fast speed of SRAM. ➂ The mixed gain cell storage device overcomes limitations by combining silicon read transistors with indium tin oxide write transistors, achieving a bit retention time of over 5000 seconds and about 50 times faster than similar oxide-oxide gain cells.
Related Articles
- Fable: The Ambitious Companyabout 1 year ago
 - JEDEC standard targets LPDRAM modules for AI data centres12 days ago
 - Adata chairman says AI datacenters are gobbling up hard drives, SSDs, and DRAM alike — insatiable upstream demand could soon lead to consumer shortages20 days ago
 - Uncertainty persists for component buyers26 days ago
 - Micros Need MADRAMsabout 1 month ago
 - The future of DRAM: From DDR5 advancements to future ICsabout 1 month ago
 - DW100 DDR5 192 GB Memory Kit For AI And LLMsabout 2 months ago
 - Hynix instals High-NA EUV machine for memory productionabout 2 months ago
 - Q2 semi equipment billings up 24% YoYabout 2 months ago
 - Next-generation 3D DRAM approaches reality as scientists achieve 120-layer stack using advanced deposition techniques2 months ago