➀ Sondrel has launched a suite of IP blocks for SoC management, including PMU, URG, and UCG to control startup, clock, and power domains. ➁ The PMU manages the startup of the SoC, provides software control over reset trees, and handles system faults. ➂ The URG coordinates on-chip reset management for increasing logic complexity in SoCs. ➃ The UCG is responsible for on-chip clock management and supports multiple clock sources and references.
Related Articles
- The Rise, Fall, and Rebirth of In-Circuit Emulation (Part 1 of 2)about 2 months ago
- Analog Bits moves to 2nm6 months ago
- A Synopsys Webinar Detailing IP Requirements for Advanced AI Chips7 months ago
- Dolphin Semiconductor Provides High-Performance LDO Regulators in TSMC 22nm to Ingenic for IPC Applications8 months ago
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP9 months ago
- 2025 Outlook with Dr. Chouki Aktouf of Defacto10 months ago
- Cadence Rolls Out System Chiplet to Reorganize the SoC11 months ago
- SystemReady Certified: Ensuring Effortless Out-of-the-Box Arm Processor Deployments11 months ago
- New Product for In-System Test12 months ago
- The RISC-V and Open-Source Functional Verification Challengeabout 1 year ago