➀ Codasip has announced the L730 RISC core designed for automotive safety and security, meeting ISO/SAE 21434 and ISO 26262 compliance up to ASIL D. The core includes optional safety features and security mechanisms. ➁ The L730 is available in pre-verified configurations with custom instruction extensions via Codasip Studio Fusion's Bounded Customization. ➂ The core supports RISC-V Scalar Crypto Extension and CHERI for advanced memory safety. Custom Compute is enabled by Codasip Studio Fusion, allowing for optimized processors for specific applications.
Related Articles
- Embedded World 2025: Get the full Electronics Weekly Guide6 months ago
- Safety and Innovation Challenges Intertwine in Medical-Device Software Development6 months ago
- It looks like the Raspberry Pi RP2350 Hacking Challenge has been beaten — Hacker gains access to the OTP secret by glitching the RISC-V cores to enable debugging8 months ago
- lowRISC-SCI Sonata duet10 months ago
- Global's First RISC-V Core Super SIM Chip: Unlocking the Potential of Smart Security Cardsabout 1 year ago
- Beyond Traditional OOO: A Time-Based, Slice-Based Approach to High-Performance RISC-V CPUs5 days ago
- Basilisk at Hot Chips 2025 Presented Ominous Challenge to IP/EDA Status Quo6 days ago
- GlobalFoundries 2025 Update GTS259 days ago
- US DoJ Probes Ex-Ransomware Negotiator Over Alleged Extortion Kickbacks2 months ago
- Driverless Cars Not Yet Ready For Mass Adoption2 months ago