➀ Codasip has announced the L730 RISC core designed for automotive safety and security, meeting ISO/SAE 21434 and ISO 26262 compliance up to ASIL D. The core includes optional safety features and security mechanisms. ➁ The L730 is available in pre-verified configurations with custom instruction extensions via Codasip Studio Fusion's Bounded Customization. ➂ The core supports RISC-V Scalar Crypto Extension and CHERI for advanced memory safety. Custom Compute is enabled by Codasip Studio Fusion, allowing for optimized processors for specific applications.
Related Articles
- Embedded World 2025: Get the full Electronics Weekly Guide8 months ago
 - Safety and Innovation Challenges Intertwine in Medical-Device Software Development8 months ago
 - It looks like the Raspberry Pi RP2350 Hacking Challenge has been beaten — Hacker gains access to the OTP secret by glitching the RISC-V cores to enable debugging10 months ago
 - lowRISC-SCI Sonata duet12 months ago
 - Global's First RISC-V Core Super SIM Chip: Unlocking the Potential of Smart Security Cardsabout 1 year ago
 - CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program8 days ago
 - SK On's Answer to China's Battery Sector Ascent: High-Nickel, High-Voltage10 days ago
 - Red Semi launches Ordo112 days ago
 - Next-Gen RISC-V MCU Redefines Edge AI18 days ago
 - Apple Will Make You A Multi-Millionaire If You Find Just One Of These Security Flaws24 days ago