➀ Codasip has announced the L730 RISC core designed for automotive safety and security, meeting ISO/SAE 21434 and ISO 26262 compliance up to ASIL D. The core includes optional safety features and security mechanisms. ➁ The L730 is available in pre-verified configurations with custom instruction extensions via Codasip Studio Fusion's Bounded Customization. ➂ The core supports RISC-V Scalar Crypto Extension and CHERI for advanced memory safety. Custom Compute is enabled by Codasip Studio Fusion, allowing for optimized processors for specific applications.
Related Articles
- Embedded World 2025: Get the full Electronics Weekly Guide4 months ago
- Safety and Innovation Challenges Intertwine in Medical-Device Software Development5 months ago
- It looks like the Raspberry Pi RP2350 Hacking Challenge has been beaten — Hacker gains access to the OTP secret by glitching the RISC-V cores to enable debugging7 months ago
- lowRISC-SCI Sonata duet8 months ago
- Global's First RISC-V Core Super SIM Chip: Unlocking the Potential of Smart Security Cards11 months ago
- Smallest Spy Video Streaming Camera4 months ago
- Security Bug in ESP Chips! What is it? How to Handle it?4 months ago
- Investing in Shanghai Chip Unicorn: 200 Million Yuan!4 months ago
- FBI Warns Millions Of Drivers To Beware Of Unpaid Toll Road SMS Scam4 months ago
- Entry-Level Microcontrollers With Safety Features4 months ago