➀ The IBM mainframe Telum chip features eight cores running at 5.5 GHz and 360 MB of on-chip cache; ➁ The chip utilizes ten 36 MB L2 caches, one for each core, and additional caches for I/O and AI acceleration; ➂ The cache architecture includes a virtual L3 cache and an uncommitted cache block for optimal performance.