➀ A cluster of six MIPS P8700 RISC-V cores can be replicated up to 64 times; ➁ This supports 768 execution threads.
Related Articles
- GlobalFoundries 2025 Update GTS252 months ago
 - Unlocking Efficiency and Performance with Simultaneous Multi-Threading3 months ago
 - 2D 32-bit RISC-V processor7 months ago
 - CEO Interview with Fabrizio Del Maffeo of Axelera AI8 months ago
 - Embedded World 2025: Get the full Electronics Weekly Guide8 months ago
 - Embedded World: Seeding the ground for automotive RISC-V8 months ago
 - China's SpacemiT develops 64-core RISC-V datacenter CPU — 12nm chip allegedly performs like a 10-year old Xen or Opteron but with higher core count10 months ago
 - Notes from DVCon Europe 202412 months ago
 - LED matrix driver, touch matrix driver and RISC-V in one ICabout 1 year ago
 - Synopsys IP Processor Summit 2024about 1 year ago