➀ A cluster of six MIPS P8700 RISC-V cores can be replicated up to 64 times; ➁ This supports 768 execution threads.
Related Articles
- CEO Interview with Fabrizio Del Maffeo of Axelera AI3 months ago
- Embedded World 2025: Get the full Electronics Weekly Guide3 months ago
- Embedded World: Seeding the ground for automotive RISC-V3 months ago
- China's SpacemiT develops 64-core RISC-V datacenter CPU — 12nm chip allegedly performs like a 10-year old Xen or Opteron but with higher core count5 months ago
- Notes from DVCon Europe 20247 months ago
- LED matrix driver, touch matrix driver and RISC-V in one IC7 months ago
- Synopsys IP Processor Summit 20249 months ago
- GPNPU has multi-core cluster options for +100TOPS11 months ago
- Modular SiC inverter modules accompanied by reference designsabout 19 hours ago
- Allegro adds Cortex-M4 to 90V motor driver ICs2 days ago