1. TSMC is exploring a 'radically new' semiconductor packaging technique called panel-level packaging. 2. Panel-level packaging uses rectangular substrates instead of conventional round wafers, which can accommodate more chips. 3. The research is still in early stages and would require significant development of production tools and materials, as well as a potential overhaul of facilities for a long-term plan.
Related Articles
- Samsung's封装Challenge: The Rise and Fall of a Giant in Semiconductor Packaging10 months ago
 - Intel Reportedly Eyes Retired TSMC Veteran Wei-Jen Lo to Lead R&D5 days ago
 - TSMC N2X Node Slippage Could Impact AMD Zen 6 Timeline5 days ago
 - TSIA Chair Discusses US Challenges for Taiwan Chipmakers and Uncertainty of 50-50 Chip Production9 days ago
 - Elon Musk Taps Samsung & TSMC For Tesla's Next-Gen AI5 Chip With A Huge Uplift11 days ago
 - Fable: The Contraption Which Made History11 days ago
 - TSMC to break ground on 1.4nm fab on Nov 5th14 days ago
 - Life360: Compelling Growth, Questionable Valuation And Moat14 days ago
 - China bans research company that helped unearth Huawei's use of TSMC tech despite U.S. bans — TechInsights added to Unreliable Entity List by state authorities24 days ago
 - TSMC Q3 up 31% y-o-y25 days ago