<p>➀ 十九年前,在2006年的DATE会议上,飞利浦半导体首席技术官Rene Penning de Vries表示,当前的EDA技术无法处理被称为‘More than Moore’的新一代多样化技术;</p><p>➁ de Vries提到,为了将这些非CMOS技术在系统级封装(SiP)中集成,“需要我们今天不拥有的EDA环境”。“我们离那还很远,”他说;</p><p>➂ 然而,Cadence和Synopsys都对开发能够应对这一挑战的设计工具充满信心。</p>
Related Articles
- Orchestrating IC verification: Harmonize complexity for faster time-to-market6 days ago
- Basilisk at Hot Chips 2025 Presented Ominous Challenge to IP/EDA Status Quo7 days ago
- Perforce and Siemens at #62DAC10 days ago
- Perforce and Siemens: A Strategic Partnership for Digital Threads in EDA10 days ago
- Cocotb for Verification. Innovation in Verification11 days ago
- A Big Step Forward to Limit AI Power Demand13 days ago
- Free and Open Chip Design Tools: Opportunities, Challenges, and Outlook14 days ago
- A Principled AI Path to Spec-Driven Verification18 days ago
- Moving Beyond RTL at #62DAC24 days ago
- Ed To Boost UK Semis2 months ago