<p>➀ UK start-up SCI Semiconductor raised £2.5 million to develop a CHERI-based secure microcontroller aimed at preventing memory-related cyber attacks;</p><p>➁ The funding, supported by NPIF II and angel investors, will expand its engineering team in Sheffield and advance its 32-bit RISC-V core with hardware-enforced memory safety;</p><p>➂ The first CHERI-enabled IC is set for release in 2025, with Google Research as an early customer, promising compliance with stringent cybersecurity regulations.</p>
Related Articles
- RISC-V MCU certified for PSA L2 security8 months ago
- Rust compiler for automotive MCUs9 months ago
- 29% CAGR 2025-30 for hyperscaler enterprise software sales26 days ago
- CHIIPS #18 – Chip design insights from Ras Attale of Tessent Embedded Analytics27 days ago
- Ed Eyes Up The ID Card Contract28 days ago
- Zscaler: Unstoppable Momentum As ARR Builds29 days ago
- High-performance mice can be used as a microphone to spy on users thanks to AI — Mic-E-Mouse technique harnesses mouse sensors, converts acoustic vibrations into speechabout 1 month ago
- Wi-Fi signals can now create accurate images of a room with the help of pre-trained AI — 'LatentCSI' leverages Stable Diffusion 3 to turn Wi-Fi data into a digital paintbrushabout 1 month ago
- Undersea cable attacks drive sea drone development — Stark's Vanta unmanned vessels could be an affordable solution to protecting vital infrastructureabout 1 month ago
- Conference AI & We: Leveraging Strengths, Securing Trust, Preserving Sovereigntyabout 1 month ago