1. Defacto Technologies and ARM have developed a joint SoC design flow using Arm IP Explorer and Defacto’s SoC compiler. 2. This automated approach significantly reduces manual effort and speeds up the design process. 3. Defacto's tools support configuration with RISC-V cores and scripting languages like Python, Tcl, Java, Ruby, and C++. 4. The company's EDA spinout, Innova, predicts EDA license and compute resource needs using an AI engine.
Related Articles
- Qualcomm hires Intel's Xeon architect to lead development of server CPUs8 months ago
- Cadence Rolls Out System Chiplet to Reorganize the SoC9 months ago
- SystemReady Certified: Ensuring Effortless Out-of-the-Box Arm Processor Deployments9 months ago
- The RISC-V and Open-Source Functional Verification Challenge11 months ago
- From Print to Podcasts: 65 Years Legacy of Electronics Weekly – Timelineabout 16 hours ago
- Deploying AMD Instead of Arm in our Infrastructure 2025 Here is Whyabout 1 month ago
- Arm’s FY begins with a record royalty quarterabout 1 month ago
- Codasip looking for a quick sale2 months ago
- Q1 server market up 134% y-o-y2 months ago
- Snapdragon 8 Elite Gen 2 Tipped For 5GHz And A Huge Lift For Flagship Phones3 months ago