1. Defacto Technologies and ARM have developed a joint SoC design flow using Arm IP Explorer and Defacto’s SoC compiler. 2. This automated approach significantly reduces manual effort and speeds up the design process. 3. Defacto's tools support configuration with RISC-V cores and scripting languages like Python, Tcl, Java, Ruby, and C++. 4. The company's EDA spinout, Innova, predicts EDA license and compute resource needs using an AI engine.
Related Articles
- Qualcomm hires Intel's Xeon architect to lead development of server CPUs10 months ago
 - Cadence Rolls Out System Chiplet to Reorganize the SoC11 months ago
 - SystemReady Certified: Ensuring Effortless Out-of-the-Box Arm Processor Deployments11 months ago
 - The RISC-V and Open-Source Functional Verification Challengeabout 1 year ago
 - SiPearl unveils Europe's first dual-use sovereign processor with 80 cores — expected in 2027 for government, aerospace, and defense applicationsabout 1 month ago
 - New Renesas MCU group for high-end motor controlabout 1 month ago
 - UKESF Skills Charter celebrates leading electronics employersabout 1 month ago
 - Raspberry Pi 500+about 1 month ago
 - Arm Lumex Pushes Further into Standalone GenAI on Mobileabout 1 month ago
 - Greater Flexibility For Open RAN Networksabout 1 month ago