➀ PCIe 7.0 external cable specifications are under discussion and update, with a focus on signal integrity. ➁ The differential insertion loss for PCIe 7.0 cables is required to reach 48GHz. ➂ Return loss is specified to be -15dB at 32GHz. ➃ Near-end and far-end crosstalk requirements are provided without specifying ICN. ➄ Cable skew and lane-to-lane skew are also defined, with EIPS less than 2ps and lane-to-lane skew less than 200ps for cables up to 1m.
Related Articles
- Reference Design For Transmitting SPI Signals Via LVDS2 months ago
- Advanced Oscilloscopes For 1.6T Optical Transceiver Testing2 months ago
- PCI-SIG releases PCIe 7.0 v0.9 for member review: cranking 128GT/s transfer speeds for future2 months ago
- Signal Integrity Basics7 months ago
- SI and PI Update from Cadence on Sigrity X7 months ago
- Navigating High-Frequency IC Testing Challenges8 months ago
- Adding flange components for PBC15 connectors8 months ago
- Challenges in DDR5 Channel SI Design9 months ago
- Synopsys’ Strategic Advancement with PCIe 7.0: Early Access and Complete Solution for AI and Data Center Infrastructure11 months ago
- PCIe 6.0 and 7.0 standards hit a roadblock — compliance slowdown could lead to broader delays12 months ago